SystemVerilog IEEE Std 1800 Open Source material
Authorization to create a new Official IEEE Open Source Project
-
Title of the Project:
-
Description of the Project: This project contains open source materials that will be referenced by the SystemVerilog IEEE 1800 standard as undated/unversioned code.
-
IEEE Open Source Project lead (or main point of contact):
Name: Tom Fitzpatrick (WG chair)
Email: tom.fitzpatrick@siemens.com
- Selection of a single Open Source approved license and associated CLAs (See the Maintainers Manual):
-
Will this project use pre-existing Open Source software or hardware? If so, please describe. NO
-
Supporting an IEEE Standards Project (Please Select A, B, or C)
- Yes - This project will be run by an IEEE Standards Committee and/or a Working Group. Please list all applicable PARs. P1800-2023
-
Governance
We agree that we will have a governance document for review by the community manager within 30 days and that we will make any modifications necessary to conform to all applicable policies and procedures.
We have an existing governance document that we are submitting for review at this time (pick one):
YES: URL https://ieee-sa.imeetcentral.com/p/aQAAAAAEwrK8, https://standards.ieee.org/ieee/1800/7743/