Explore projects

A project for testing the wiki

This is the core application for the VitisPathways analysis tool.

Version/Slide E of Society Microsite

COMMUNITY: P2418.6 Identity subgroup - Community Repo for Verifiable Vaccinations

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement.

UV-C light air germicide design aims to be safely used in confined areas while occupied; it shall provide a highly efficient and safe portable stationary system under the CERN Open Hardware Version 2 - Permissive license.