Explore projects
-
-
UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement.
Updated -
A frontend client for Mystic, calling upon its magical services to manifest results
Updated -
Updated
-
Updated
-
Updated
-
Updated
-
Example plain HTML site using GitLab Pages: https://pages.gitlab.io/plain-html
Updated -
OSVVM project compile scripts. Scripting is tedious. These scripts simplify the steps to compile your project for simulation.
Updated -
Updated
-
-
Updated
-
Updated
-
Updated
-
Example plain HTML site using GitLab Pages: https://pages.gitlab.io/plain-html
Updated -
Updated
-
A gitlab pages site for Open Up. It uses Hugo for static site generation and templating.
Updated