Explore projects

Writing style guidelines to help standardize communication and foster using inclusive language.

Cloneable event

A project for testing the wiki

This document can be used to persuade technologists and standards working groups to use the IEEE SA OPEN platform. It should highlight the importance of good practices in community, marketing, and technology and show the platform's benefits.

This is the core application for the VitisPathways analysis tool.

IEEE SA Open community mission, vision, and values.

Version/Slide E of Society Microsite

COMMUNITY: P2418.6 Identity subgroup - Community Repo for Verifiable Vaccinations

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement.