Explore projects

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement.

Version C of microsite

gitlab pages site for SCaLE 19x event hosted by IEEE SA OPEN

Version B of Microsite

A gitlab pages site for Open Up. It uses Hugo for static site generation and templating.

Build a real-time chat application including an authentication system using Flask and Socket.io

This is the IEEE SA OPEN live site using GitLab Pages & Gatsby 5.3 (as of 2/6/2023).

The default URL for this Pages site for this project is: https://saopen.ieee-saopen.org/

Angular frontend for MycoHelper-FirmwareEnvironmental. Provides a very simple web interface to monitor and control incubation and fruiting chamber operations.