Explore projects

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement.

Tufan efendiye hediye

Examples Gatsby website using GitLab pages

Version E of microsite

Version D of microsite

Version C of microsite

Version B of Microsite

gitlab pages site for SCaLE 19x event hosted by IEEE SA OPEN

This is the IEEE SA OPEN live site using GitLab Pages & Gatsby 5.3 (as of 2/6/2023).

The default URL for this Pages site for this project is: https://saopen.ieee-saopen.org/

This is the IEEE SA OPEN live site using GitLab Pages & Gatsby 5.3 (as of 2/6/2023).

The default URL for this Pages site for this project is: https://saopen.ieee-saopen.org/

This is the IEEE SA OPEN live site using GitLab Pages & Gatsby 5.3 (as of 2/6/2023).

The default URL for this Pages site for this project is: https://saopen.ieee-saopen.org/

SA Open IEEE testing site using GitLab Pages: https://saopen.ieee-saopen.org/saopen-devops/ Gatsby 5.3 version (as of 2/6/2023)

Open@RIT Official Website