IEEE.org     |     IEEE Xplore Digital Library     |     IEEE Standards     |     IEEE Spectrum     |     More Sites

Skip to content

Explore projects

  • L

    Robert Teese / LivePhoto

    Creative Commons Attribution Non Commercial Share Alike 4.0 International
    1
    Updated
    1 1 0 0
    Updated
  • U

    uvvm / UVVM

    Other

    UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement.

    1
    Updated
    1 0 0 0
    Updated

  Home      |      Contact & Support      |     Accessibility     |     Terms & Conditions      |     Nondiscrimination Policy     |     IEEE Privacy Policy     |     IEEE SA Copyright Policy