|     IEEE Xplore Digital Library     |     IEEE Standards     |     IEEE Spectrum     |     More Sites

Unverified Commit d7337ec7 authored by Alfredo's avatar Alfredo Committed by GitHub
Browse files


parent 85da1316
# riscv_vm
\ No newline at end of file
# riscv_vm
The OpenHW Group's RISC-V Virtual Machine (riscv_vm) is intended for anyone wanting to study, configure as-preferred, modify, physically-implement or sell hardware based the RISC-V Instruction Set Architecture. The VM is preconfigured for RISC-V HW development.
* RISC-V SW tool chain using the Eclipse-IDE
* RISC-V Imperas OVPSim model
* RISC-V Verilator model
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment